

Digital Electronics

Boolean Algebra & Logic Gates

Simplification Algorithm

Simplification of logical functions using K-maps is based on the principle of combining terms in adjacent cells. Two cells are said to be adjacent if they differ in only one variable.



1. Identify the ones which cannot be combined with any other ones and encircle them. These are called essential prime implicants.
2. Identify the ones that can be combined in groups of two in only one way. Encircle them.
3. Identify the ones that can be combined with three other ones, to make a group of four adjacent ones, in only one way. Encircle such group of ones.
4. Identify the ones that can be combined with seven other ones, to make a group of eight adjacent ones, in only one way. Encircle them.
5. After identifying the essential groups of 2, 4, and 8 ones, if there still remain some ones which have not been encircled, then these are to be combined with each other or with other already encircled ones.

Examples:

1. Simplify the Boolean function $F = A'C + A'B + AB'C + BC$

Sol: $F = A'C + A'B + AB'C + BC = A'B'C + A'BC' + A'BC + AB'C + AB'C$

	$\bar{A}\bar{B}$ 00	$A\bar{B}$ 01	AB 11	$A\bar{B}$ 10
$C = 0$	0	2	6	4
$C = 1$	1	3	7	5

$$F = C + A'B$$

$$2. F(A, B, C, D) = \sum m (0, 1, 2, 3, 5, 7, 8, 9, 11, 14)$$

	$\overline{A}\overline{B}$	$\overline{A}B$	AB	$A\overline{B}$
	00	01	11	10
$\overline{C}\overline{D}$ 00	0 1	4	12	8 1
$\overline{C}D$ 01	1 1	5 1	13	9 1
CD 11	3 1	7 1	15	11 1
$C\overline{D}$ 10	2 1	6	14 1	10

$$F = A'B' + A'D + ABCD' + B'C' + B'D$$

$$3. F(A, B, C, D) = \sum m (1, 2, 3, 5, 7, 8, 9, 10, 13)$$

	$\overline{A}\overline{B}$	$\overline{A}B$	AB	$A\overline{B}$
	00	01	11	10
$\overline{C}\overline{D}$ 00	0	4	12	8 1
$\overline{C}D$ 01	1 1	5	13 1	9 1
CD 11	3 1	7 1	15	11
$C\overline{D}$ 10	2 1	6	14	10 1

$$F = A'CD + AC'D + AB'D' + A'B'D + A'B'C$$

$$4. F(A, B, C, D) = \prod M (0, 1, 2, 3, 4, 10, 11)$$

	$A+B$	$A+B'$	$A'+B'$	$A'+B$
	00	01	11	10
$C+D$ 00	0 0	4 0	12	8
$C+D'$ 01	1 0	5	13	9
$C'+D$ 11	3 0	7	15	11 0
$C'+D'$ 10	2 0	6	14	10 0

$$F = (A + B)(A + C + D)(B + C')$$

$$5. F = \sum m(1, 2, 3, 5, 13) + \sum d(6, 7, 8, 9, 11, 15)$$

	$\bar{A}\bar{B}$ 00	$\bar{A}B$ 01	AB 11	$A\bar{B}$ 10
$\bar{C}D$ 00	0	4	12	8
$\bar{C}D$ 01	1	5	13	9
CD 11	3	7	15	11
CD 10	2	6	14	10

$$F = D + A'C$$

$$6. F = \sum m(0, 2, 4, 9, 12, 15) + \sum \emptyset(1, 5, 7, 10)$$

	$\bar{A}\bar{B}$ 00	$\bar{A}B$ 01	AB 11	$A\bar{B}$ 10
$\bar{C}D$ 00	0	4	12	8
$\bar{C}D$ 01	1	5	13	9
CD 11	3	7	15	11
CD 10	2	6	14	10

$$F = A'B'D' + BCD + BC'D' + B'C'D$$

Two level Implementation:

Any logic circuit can be implemented in two levels by representing the Boolean function either in SOP or POS form. Two level NAND and NOR circuits can be obtained by representing the expression in SOP and POS form respectively. Minimum propagation delay will be obtained by using two level implementation. But as the number of terms increases, the number of inputs increases for the second level gate.

NAND Implementation:

By expressing the given function in SOP form, the logic circuit can be implemented using two level NAND gates.


Example:

Implement $Y = A(A' + B') + BC' + AC$ using NAND gates.

$$\begin{aligned} \text{Sol: } Y &= A(A' + B') + BC' + AC \\ &= AB' + BC' + AC \quad \text{----- SOP form} \end{aligned}$$

By using double complements we get,

$$Y = (Y')' = \{(AB' + BC' + AC)\}' = (AB')'(BC')'(AC)'$$



NOR Implementation:

By expressing the given function in POS form, the logic circuit can be implemented using two level NOR gates.


Example:

Implement $Y = A'B + BC'$ using NOR gates.

$$\begin{aligned} \text{Sol: } Y &= A'B + BC' \\ &= (A'B + B)(A'B + C') \quad \text{..... Distributive law} \\ Y &= B(A' + B)(A' + C')(B + C') \quad \text{..... Distributive law} \end{aligned}$$

and the expression is in POS form.

$$\begin{aligned} Y &= (Y')' = \{[B(A' + B)(A' + C')(B + C')]\}' \\ &= [(B)' + (A' + B)' + (A' + C')' + (B + C')']' \end{aligned}$$




Multilevel Implementation:

Multi level NAND or NOR implementation of a Boolean circuit can be achieved by replacing each gate in the circuit with the NAND or NOR equivalent circuits respectively. With this type of implementation, very large propagation delay is achieved and only two input gates are required.

NAND Implementation:

By replacing each gate in the circuit with the NAND equivalent, multi level NAND circuit is achieved. When two single input NAND gates (inverters) are in series, they can be removed.

Example: $Y = A(B + CD) + BC'$



NOR Implementation:

By replacing each gate in the circuit with the NOR equivalent, multi level NOR circuit is achieved. When two single input NOR gates (inverters) are in series, they can be removed.

Example: $Y = A(B + CD) + BC'$

